		LESSON PLAN
Discipline: ETC	Semester:5th	
Subject: VLSI & Embedded System	No of Days /per week class allotted: 4	No of Weeks:16
Week	Class Day	Theory Topics
1st	1st	Unit-1: Introduction to VLSI & MOS Transistor(12)
		1.1 Historical perspective-Introduction
	2nd	1.2 Classification of CMOS digital circuit types
	3rd	1.3 Introduction to MOS Transistor & Basic operation of MOSFET.
	4th	1.4 Structure and operation of MOSFET (n-MOS enhancement type) & COMS
2nd	1st	1.5 MOSFET V-I characteristics,
	2nd	1.6 Working of MOSFET capacitances.
	3rd	1.7 Modelling of MOS Transistors including Basic concept the SPICE level-1 models, the level-2 and level-3 model.
	4th	1.8 Flow Circuit design procedures
	1st	1.9 VLSI Design Flow & Y chart
21	2nd	1.10 Design Hierarchy
3rd	3rd	1.11 VLSI design styles-FPGA, Gate Array Design,
	4th	Standard cells based, Full custom
	1st	Unit-2: Fabrication of MOSFET (10)
		2.1 Simplified process sequence for fabrication
4th	2nd	2.2 Basic steps in Fabrication processes Flow
	3rd	2.3 Fabrication process of nMOS Transistor
	4th	2.4 CMOS n-well Fabrication Process Flow
	1st	2.5 MOS Fabrication process by n-well on p-substrate
5th	2nd	2.6 CMOS Fabrication process by P-well on n-substrate
	3rd	2.7 Layout Design rules
	4th	2.8 Stick Diagrams of CMOS inverter
6th	1st	Unit-3:MOS Inverter(09) 3.1 Basic nMOS inverters,
	2nd	3.2 Working of Resistive-load Inverter
	3rd	3.3 Inverter with n-Type MOSFET Load – Enhancement Load,
	4th	Depletion n-MOS inverter
7th	1st	3.4 CMOS inverter – circuit operation and :
	2nd	characteristics and interconnect effects Delay time definitions
	Jud	3.5 CMOS Inventor design with delay constraints Two sample mask lay
	3rd	out for p-type substrate.
	4th	Unit-4: Static Combinational, Sequential, Dynamics logic circuits &
		Memories(15)
		4.1 Define Static Combinational logic ,working of Static CMOS logic
		circuits (Two-input NAND Gate)
8th	1st	4.2 CMOS logic circuits ( NAND2 Gate)
	2nd	4.3 CMOS Transmission Gates(Pass gate)
	3rd	4.4 Complex Logic Circuits - Basics
	4th	4.5 Classification of Logic circuits based on their temporal behaviour
	1st	Continue
	2nd	4.6 SR Flip latch Circuit,

9th	3rd	Continue
	4th	4.7 Clocked SR latch only.
	1st	Continue
101	2nd	4.8 CMOS D latch.
10th	3rd	4.9 Basic principles of Dynamic Pass Transistor Circuits
	4th	4.10 Dynamic RAM,
	1st	SRAM,
	2nd	4.11 Flash memory
	3rd	Unit-5: System Design method & synthesis (04)
11th		5.1 Design Language (SPL & HDL)& HDL & EDA tools & VHDL and
		packages Xlinx
	4th	5.2 Design strategies & concept of FPGA with standard cell based
		design
L	1st	5.3 VHDL for design synthesis using CPLD or FPGA
L	2nd	5.4 Raspberry Pi - Basic idea
12th	3rd	Unit-6: Introduction to Embedded Systems(10)
12(11		6.1 Embedded Systems Overview ,list of embedded
L		Systems ,characteristics ,example – A Digital Camera
	4th	Continue
	1st	6.2 Embedded Systems TechnologiesTechnology – Definition
L		Technology for Embedded Systems
13th	2nd	Continue
L	3rd	Continue
	4th	Processor Technology, IC Technology
	1st	6.3 Design Technology-Processor Technology ,General Purpose
L		Processors – Software,
14th	2nd	Continue
L	3rd	continue
	4th	Basic Architecture of Single Purpose Processors – Hardware
	1 <sup>st</sup>	6.4 Application – Specific Processors, Microcontrollers, Digital Signal Processors(DSP)
15 <sup>th</sup>	2 <sup>nd</sup>	6.5 IC Technology- Full Custom
	3 <sup>rd</sup>	VLSI, Semi-Custom ASIC(Gate Array & Standard Cell)
	4 <sup>th</sup>	PLD (Programmable Logic Device)
	1 <sup>st</sup>	6.6 Basic idea of Arduino micro controller
	2 <sup>nd</sup>	Continue
16 <sup>th</sup>	3 <sup>rd</sup>	revision
-	4 <sup>th</sup>	revision